NI 5441 Specifications

NI PXI-5441 16-Bit 100 MS/s Arbitrary Waveform Generator with Onboard Signal Processing (OSP)

Unless otherwise noted, the following conditions were used for each specification:

- Analog Filter enabled.
- DAC Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50 Ω .
- Direct Path set to 1 V_{pk-pk} , Low-Gain Amplifier Path set to 2 V_{pk-pk} , and High-Gain Amplifier Path set to 12 V_{pk-pk} .
- Sample clock set to 100 MS/s.

Typical values are representative of an average unit operating at room temperature (25 °C \pm 3 °C). Specifications are subject to change without notice. For the most recent NI 5441 specifications, visit ni.com/manuals.

To access all the NI 5441 documentation, including the *NI Signal Generators Getting Started Guide*, which contains functional descriptions of the NI 5441 signals, navigate to **Start»Programs»National Instruments»NI-FGEN»Documentation**.



Hot Surface If the NI 5441 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5441 to cool before removing it from the chassis.

Contents

СН 0	2
Sample Clock	
Onboard Clock	
Phase-Locked Loop (PLL) Reference Clock	
CLK IN	
PFI 0 and PFI 1	19
DIGITAL DATA & CONTROL (DDC)	
Start Trigger	
Markers	



Arbitrary Waveform Generation Mode	25
Function Generation Mode	28
Onboard Signal Processing	29
Calibration	
Power	
Software	
Environment	40
Safety, Electromagnetic Compatibility, and CE Compliance	41
Physical	42
Technical Support Resources	
11	

CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	_
Connector	SMB (jack)	
Output Voltage	Characteristics	
Output Paths	 The software-selectable Main Output Path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output Path is selected, depending on the Gain attribute. The software-selectable Direct Path is optimized for IF applications and provides full-scale voltages from 1.000 V_{pk-pk} to 0.707 V_{pk-pk}. 	
DAC Resolution	16 bits	_

Specification		Comments				
Amplitude and	Offset					
Amplitude			Amplitu	de (V _{pk-pk})	1. Amplitude	
Range	Path	Load	Minimum Value	Maximum Value	values assume the full scale	
	Direct	50 Ω	0.707	1.00	of the DAC is utilized. If an	
		$1 \mathrm{k}\Omega$	1.35	1.91	amplitude	
		Open	1.41	2.00	smaller than the minimum	
	Low-	50 Ω	0.00564	2.00	value is desired, then	
	Gain Amplifier	1 kΩ	0.0107	3.81	waveforms less than full	
		Open	0.0113	4.00	scale of the DAC can be	
	High-	50 Ω	0.0338	12.0	used.	
	Gain Amplifier	1 kΩ	0.0644	22.9	2. NI-FGEN compensates	
		Open	0.0676	24.0	for user- specified	
Amplitude Resolution	3 digits				—	
Offset Range	-		mplitude Range wit	h increments	Not available on the Direct Path.	
Maximum Out	put Voltag	e				
Maximum	Path	Load	Maximum Outp	ut Voltage (V _{pk-pk})	The Maximum	
Output Voltage	Direct	50 Ω	±0	.500	Output Voltage of the NI 5441 is	
		$1 \mathrm{k}\Omega$	±0.953		determined by the Amplitude	
		Open	±1	.000	Range and the Offset Range.	
	Low-	50 Ω	±1	.000		
	Gain Amplifier	1 kΩ	±1	.905		
	1	Open	±2			
	High-	50 Ω	±6.000]	
	Gain Amplifier	1 kΩ	±1	1.43		
		Open	±1			

Specification	Value	Comments					
Accuracy							
DC Accuracy	For the Low-Gain or High-Gain Amplifier Path: $\pm 0.2\%$ of Amplitude $\pm 0.05\%$ of Offset $\pm 500 \mu\text{V}$ (within $\pm 10 ^{\circ}\text{C}$ of self-calibration temperature)	All paths are calibrated for amplitude and gain errors. The					
	$\pm 0.4\%$ of Amplitude $\pm 0.05\%$ of Offset ± 1 mV (0 °C to 55 °C)	Low-Gain and High-Gain					
	For the Direct Path:	Amplifier Paths also are					
	Gain Accuracy: $\pm 0.2\%$ (within ± 10 °C of self-calibration temperature)	calibrated for offset errors.					
	Gain Accuracy: ±0.4% (0 °C to 55 °C) DC Error: ±30 mV (0 °C to 55 °C)						
AC Amplitude Accuracy	$\pm 1.0\%$ of Amplitude $\pm 1 \text{ mV}$	50 kHz sine wave.					
Output Charac	teristics						
Output Impedance	50 Ω nominal or 75 Ω nominal, software-selectable.	—					
Load Impedance Compensation	Output amplitude is compensated for user-specified load impedances.	—					
Output Coupling	DC	_					
Output Enable	Software-selectable. When disabled, CH 0 out is terminated with a 1 W resistor with a value equal to the selected output impedance.						
Maximum Output Overload	The CH 0 output can be connected to a 50 Ω , ±12 V (±8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.	—					
Waveform Summing	The CH 0 output supports waveform summing among similar paths—specifically, the outputs of multiple NI 5441 signal generators can be connected together.						

Specification		Comments						
Frequency and	Frequency and Transient Response							
Bandwidth	43 MHz			Measured at –3 dB.				
DAC Digital Interpolation Filter	Software-selectable Available interpola	Refer to the Onboard Signal Processing section for OSP Interpolation.						
Analog Filter	Software-selectable suppression.	Available only on Low-Gain Amplifier and High-Gain Amplifier Paths.						
Passband		Path		—				
Flatness	Direct	Low-Gain Amplifiers	High-Gain Amplifiers					
	+0.6 dB to -0.4 dB 100 Hz to 40 MHz							
Pulse		Analog Filter						
Response	Direct	Low-Gain Amplifier	High-Gain Amplifier	and DAC Interpolation Filter disabled.				
Rise/Fall Time	<5 ns	<8 ns	<10 ns					
Aberration	<10%	<5%	<5%					




Figure 1. Normalized Passband Flatness, Direct Path




Figure 2. Pulse Response, Low-Gain Amplifier Path 50 Ω Load




Figure 3. Frequency Response of Direct Path, 100 MS/s, 1x DAC Interpolation



Note Above 50 MHz, the response is the image response.

Specification		Comments						
Suggested Max	Suggested Maximum Frequencies for Common Functions							
Function		Path		Disable the				
	Low-Gain High-Gain Direct Amplifier Amplifier			Analog Filter and the DAC Interpolation				
Sine	43 MHz	43 MHz	43 MHz	Filter for Square,				
Square	Not recommended*	25 MHz	12.5 MHz	 Ramp, and Triangle. 				
Ramp	Not recommended*	5 MHz	5 MHz	* Direct Path is				
Triangle	Not recommended* 5 MHz 5 MHz		optimized for the frequency domain.					
Spectral Chara	cteristics							
Signal to		Path		Amplitude				
Noise and Distortion (SINAD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.				
1 MHz	64 dB	66 dB	63 dB	SINAD at low amplitudes is				
10 MHz	61 dB	60 dB	47 dB	limited by a				
20 MHz	57 dB	56 dB	42 dB	-148 dBm/Hz noise floor.				
30 MHz	60 dB	62 dB	62 dB					
40 MHz	60 dB	62 dB	62 dB					
43 MHz	58 dB	60 dB	55 dB					

Specification		Comments					
Spurious-Free		Path					
Dynamic Range (SFDR) with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz. Also called			
1 MHz	-76 dBc	-71 dBc	-58 dBc	harmonic distortion.			
10 MHz	-68 dBc	-64 dBc	-47 dBc	SFDR with			
20 MHz	-60 dBc	-57 dBc	-42 dBc	 harmonics at low amplitudes is 			
30 MHz	-73 dBc	-73 dBc	-74 dBc	limited by a -148 dBm/Hz			
40 MHz	-76 dBc	-73 dBc	-74 dBc	noise floor. All			
43 MHz	-78 dBc	-75 dBc	-59 dBc	values are typical and include aliased harmonics.			
SFDR without		Path		Path			
Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	 –1 dBFS. Measured from DC to 50 MHz. 			
1 MHz	-88 dBFS	–91 dBFS	-91 dBFS	SFDR without harmonics at low			
10 MHz	-87 dBFS	-89 dBFS	-91 dBFS	amplitudes is			
20 MHz	-80 dBFS	-89 dBFS	-89 dBFS	limited by a –148 dBm/Hz			
30 MHz	-73 dBFS	-73 dBFS	-74 dBFS	noise floor. All			
40 MHz	–76 dBFS	-73 dBFS	-74 dBFS	values are typical and			
43 MHz	–78 dBFS	-75 dBFS	-60 dBFS	include aliased harmonics.			

Specification		Comments		
0 °C to 40 °C		Amplitude		
Total Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 nd through the 6 th harmonic.
20 kHz	-77 dBc (typical)	-77 dBc (typical)	–77 dBc (typical)	
1 MHz	-75 dBc (typical)	-70 dBc (typical)	-62 dBc (typical)	
5 MHz	-68 dBc	-68 dBc	-55 dBc	
10 MHz	-65 dBc	-61 dBc	-46 dBc	
20 MHz	-55 dBc	-53 dBc	-40 dBc	
30 MHz	-50 dBc	-48 dBc	-38 dBc	
40 MHz	-48 dBc -46 dBc		-34 dBc	
43 MHz	-47 dBc -45 dBc -33 dBc		-33 dBc	
0 °C to 55 °C		Path	•	Amplitude
THD	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 nd through the 6 th
20 kHz	-76 dBc (typical)	-76 dBc (typical)	–76 dBc (typical)	harmonic.
1 MHz	-74 dBc (typical)	-69 dBc (typical)	-61 dBc (typical)	
5 MHz	-67 dBc	-67 dBc	-54 dBc	
10 MHz	-63 dBc	-60 dBc	-45 dBc	
20 MHz	-54 dBc -52 dBc -39 dBc		-39 dBc	
30 MHz	-48 dBc	-46 dBc	-36 dBc	
40 MHz	-46 dBc	-41 dBc	-32 dBc	
43 MHz	-45 dBc	-41 dBc	-31 dBc	

Specification		Comments						
Spectral Characteristics (Continued)								
Average Noise Density	-				Average loise Densit	ty	Average Noise Density at small	
	Path	V _{pk-pk}	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/ Hz	amplitudes is limited by a -148 dBm/Hz	
	Direct	1	4.0	18	-142	-146.0	noise floor.	
	Low Gain	0.06	-20.4	9	-148	-127.6		
	Low Gain	0.1	-16.0	9	-148	-132.0		
	Low Gain	0.4	-4.0	13	-145	-141.0		
	Low Gain	1	4.0	18	-142	-146.0		
	Low Gain	2	10.0	35	-136	-146.0		
	High Gain	4	16.0	71	-130	-146.0]	
	High Gain	12	25.6	213	-120	-145.6		






Figure 4. 10 MHz Single-Tone Spectrum, Direct Path, 100 MS/s, DAC Interpolation Factor Set to 4

Note The noise floor in Figure 4 is limited by the measurement device. Refer to the *Average Noise Density* specifications.

N





Note The noise floor in Figure 5 is limited by the measurement device. Refer to the *Average Noise Density* specifications.

R




Figure 6. Direct Path, 2-Tone Spectrum (Typical)



Note The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specifications.

Sample Clock

Specification	Value	Comments
Sources	 Internal, Divide-by-N (N ≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) 	Refer to the Onboard Clock section for more information about internal clock sources.
	 5. External, PXI Star trigger (backplane connector) 6. External, PXI_Trig<07> (backplane connector) 	

Specification		Comments						
Sample Rate Rat	Sample Rate Range and Resolution							
Sample Clock Source	Sample Rate R	ange	ge Sample Rate Resolution		—			
Divide-by-N	23.84 S/s to 100	MS/s		to (100 MS/s) / <i>N</i> 4,194,304)				
High Resolution	10 S/s to 100 N	MS/s		1.06 µHz				
CLK IN	200 kS/s to 105	MS/s		on determined by				
DDC CLK IN	10 S/s to 105 M	MS/s		clock source.				
PXI Star Trigger	10 S/s to 105 N	MS/s		Sample Clock duty erance 40% to 60%.				
PXI_Trig<07>	10 S/s to 20 M	1S/s						
DAC Effective S	ample Rate							
	Sample Rate (MS/s)	DAC Interpolation Factor		Effective Sample Rate	DAC Effective Sample Rate = (DAC			
	10 S/s to 105 MS/s	1 (Off)	10 S/s to 105 MS/s	Interpolation Factor) × (Sample Rate)			
	12.5 MS/s to 105 MS/s		2	25 MS/s to 210 MS/s	Refer to the Onboard Signal			
	10 MS/s to 100 MS/s		4	40 MS/s to 400 MS/s	Processing section for OSP Interpolation.			
	10 MS/s to 50 MS/s	8		80 MS/s to 400 MS/s	incipolation.			
Sample Clock De	elay Range and Res	olution						
Sample Clock Source	Delay Adjustmen	Delay Adjustme at Range Resolution						
Divide-by-N	±1 sample clock	period <10 ps]				
High- Resolution	±1 sample clock			ample Clock eriod/16,384				
External (all)	0 ns to 7.6	ns		<15 ps				

Specification	Value			Comments		
System Phase No	System Phase Noise and Jitter (10 MHz Carrier)					
Sample Clock Source		em Phase I Density Bc/Hz) Off	Sustan Output litter		1. High- Resolution specifications	
	100 Hz	1 kHz	10 kHz		Hz to 100 kHz)	increase as the Sample Rate is
Divide-by-N	-110	-131	-137	 	<1.0 ps rms	decreased.
High- Resolution ¹	-114	-126	-126	<	<4.0 ps rms	2. PXI Star trigger specification
CLK IN	-113	-132	-135	<	<1.1 ps rms	is valid when
PXI Star Trigger ²	-115	-118	-130	~	<3.0 ps rms	the Sample Clock Source is locked to PXI_CLK10.
External	Cycle-Cycle Jitter ±300 ps			_		
Sample Clock Input Jitter Tolerance	Period Ji	tter ±1 ns	:1 ns			
Sample Clock E	xporting					
Exported Sample Clock Destinations	2. DDC panel	 PFI<01> (SMB front panel connectors) DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) PXI_Trig<07> (backplane connector) 			Exported Sample Clocks can be divided by integer $K (1 \le K \le$ 4,194,304).	
Exported Sample Clock Destinations	Maximum Frequency Jitter (Typical) Duty Cycle					
PFI<01>	105 1	MHz		5 ps rms 2 ps rms	25% to 65%	
DDC CLK OUT	105 1	MHz	40 ps	s rms	40% to 60%	
PXI_Trig<07>	20 N	/IHz	-	_		

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference Clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	
Frequency Accuracy	±25 ppm	_

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	 PXI_CLK10 (backplane connector) CLK IN (SMB front panel connector) 	The PLL Reference Clock provides the reference frequency for the PLL.
Frequency Accuracy	When using the PLL, the Frequency Accuracy of the NI 5441 is solely dependent on the Frequency Accuracy of the PLL Reference Clock Source.	
Lock Time	Typical: 70 ms. Maximum: 200 ms.	
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL Reference Clock Frequency has to be accurate to ±50 ppm.	
Duty Cycle Range	40% to 60%	—
Exported PLL Reference Clock Destinations	 PFI<01> (SMB front panel connectors) PXI_Trig<07> (backplane connector) 	

CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	
Direction	Input	_
Destinations	1. Sample Clock	_
	2. PLL Reference Clock	
Frequency Range	1 MHz to 105 MHz (Sample Clock destination and sine waves)	
	200 kHz to 105 MHz (Sample Clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference Clock destination)	
Input Voltage Range	Sine wave: 0.65 V_{pk-pk} to 2.8 V_{pk-pk} into 50 Ω (0 dBm to +13 dBm)	_
	Square wave: 0.2 $V_{pk\text{-}pk}$ to 2.8 $V_{pk\text{-}pk}$ into 50 Ω	
Maximum Input Overload	±10 V	—
Input Impedance	50 Ω	
Input Coupling	AC	

PFI 0 and PFI 1 (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments	
Connectors	Two SMB (jacks)		
Direction	Bidirectional		
Frequency Range	DC to 105 MHz		
As an Input (Tr	igger)		
Destinations	Start Trigger		
Maximum Input Overload	-2 V to +7 V	—	
V _{IH}	2.0 V		
V _{IL}	0.8 V		
Input Impedance	1 kΩ	_	
As an Output (I	Event)		
Sources	 Sample Clock divided by integer K (1 ≤ K ≤ 4,194,304) Sample Clock Timebase (100 MHz) divided by integer M (2 ≤ M ≤ 4,194,304) PLL Reference Clock Marker Exported Start Trigger (Out Start Trigger) 		
Output Impedance	50 Ω		
Maximum Output Overload	-2 V to +7 V		
V _{OH}	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output drivers are	
V _{OL}	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	+3.3 V TTL compatible. Measured with a 1 m cable.	
Rise/Fall Time	≤2.0 ns	Load of 10 pF.	

DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

Specification		Value		Comments
Connector Type	68-pin VHDCI fem	—		
Number of Data Output Signals	16	_		
Control Signals	 DDC CLK OUT (clock output) DDC CLK IN (clock input) PFI 2 (input) PFI 3 (input) PFI 4 (output) PFI 5 (output) 			
Ground	23 pins			
Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and P				and PFI<45>)
Signal Type	LVDS (Lo	ow-Voltage Different	ial Signal)	
Signal Characteristics	Minimum	Typical	Maximum	 Tested with 100 Ω differential
V _{OH}		1.3 V	1.7 V	load.
V _{OL}	0.8 V	1.0 V		2. Measured at
Differential Output Voltage	0.25 V	—	0.45 V	the front panel.
Output Common-Mode Voltage	1.125 V	_	1.375 V	- 3. Load capacitance <15 pF.
Differential Pulse Skew (skew within a differential pair)		_	0.6 ns	 4. Driver and receiver comply with ANSI/TIA/ EIA-644.
Rise/Fall Time		0.5 ns	1.6 ns	

Specification	Va	alue	Comments		
Output Signal (Output Signal Characteristics (Continued)				
Output Skew	Typical: 1 ns, maximum 2 ns two outputs on the DIGITAL front panel connector.	_			
Output Enable/Disable		are on all Data Output Signals ely. When disabled, the outputs	_		
Maximum Output Overload	-0.3 V to +3.9 V				
Input Signal Ch	aracteristics (Includes DDC	CLK IN and PFI<23>)			
Signal Type	LVDS (Low-Voltage Differen	ntial Signal)	_		
Input Differential Impedance	100 Ω	_			
Maximum Output Overload	-0.3 V to +3.9 V	_			
Signal Characteristics	Minimum	Maximum	_		
Differential Input Voltage	0.1 V	0.5 V			
Input Common Mode Voltage	0.2 V	2.2 V			
DDC CLK OUT	DDC CLK OUT				
Clocking Format	Data outputs and markers cha DDC CLK OUT.	_			
Frequency Range	Refer to the <i>Sample Clock</i> se	_			
Duty Cycle	40% to 60%		_		
Jitter	40 ps rms				

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC Data Output signals change on the rising edge of DDC CLK IN.	_
Frequency Range	10 Hz to 105 MHz	_
Input Duty Cycle Tolerance	40% to 60%	
Input Jitter Tolerances	300 ps pk-pk of Cycle-Cycle Jitter, and 1 ns rms of Period Jitter.	_

Start Trigger

Specification	Value	Comments
Sources	1. PFI<01> (SMB front panel connectors)	_
	 PFI<23> (DIGITAL DATA & CONTROL front panel connector) 	
	3. PXI_Trig<07> (backplane connector)	
	4. PXI Star trigger (backplane connector)	
	5. Software (use function call)	
	6. Immediate (does not wait for a trigger). Default.	
Modes	1. Single	_
	2. Continuous	
	3. Stepped	
	4. Burst	
Edge Detection	Rising	
Minimum Pulse Width	25 ns. Refer to the t _{s1} documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to NI Signal Generators Help»Devices»NI 5441»Triggering»Trigger Timing .	

Specification	Va	llue	Comments
Delay from	DAC Interpolation Factor	Typical Delay	Refer to the t_{s2}
Start Trigger to CH 0 Analog Output with	Digital Interpolation Filter disabled.	44 Sample Clock Periods + 110 ns	documentation in the <i>NI Signal</i> <i>Generators Help</i>
OSP Disabled.	2	58 Sample Clock Periods + 110 ns	by navigating to NI Signal
	4	64 Sample Clock Periods + 110 ns	Generators Help»Devices» NI 5441»
	8	65 Sample Clock Periods + 110 ns	Triggering» Trigger Timing.
Delay from Start Trigger to Digital Data Output with OSP Disabled.	40 Sample Clock periods + 1	40 Sample Clock periods + 110 ns.	
Additional	Add 33 Sample Clock Period	ls	
Delay for Function Generator Mode.	(Applicable to Delay from St Output and Delay from Start Output.)		
Additional Delay with	Add 70 Sample Clock Period mode	ls for Real data processing	FIR and CIC filters enabled.
OSP Enabled.	Add 73 Sample Clock Period mode.	s for Complex data processing	
	(Applicable to Delay from St Output and Delay from Start Output.)		
Trigger Export	ing		
Exported Trigger Destinations	A signal used as a trigger car destination listed in the <i>Desti</i> <i>Markers</i> section.	—	
Exported Trigger Delay	65 ns (typical). Refer to the t NI Signal Generators Help b Generators Help»Devices»! Timing.	_	
Exported Trigger Pulse Width	>150 ns. Refer to the t _{s4} docu Generators Help by navigatin Help»Devices»NI 5441»Tri	ng to NI Signal Generators	

Specification		Value		Comments
Destinations	 PFI<01> (SMB front panel connectors) PFI<45> (DIGITAL DATA & CONTROL front panel connector) PXI_Trig<06> (backplane connector) 			—
Quantity	One Marker per Segment.			—
Quantum	Marker position must be placed at an integer multiple of four samples (two samples for Complex (IQ) data).			—
Width	>150 ns. Refer to the t _{m2} documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to NI Signal Generators Help»Devices»NI 5441»Waveform Generation»Marker Events .			
Skew	Destination	With Respect to Analog Output	With Respect to Digital Data Output	Refer to the t _{m1} documentation in the <i>NI Signal</i>
	PFI<01>	±2 Sample Clock Periods	N/A	Generators Help by navigating to NI Signal
	PFI<45>	N/A	<2 ns	Generators
	PXI_Trig<06>	±2 Sample Clock Periods	N/A	Help»Devices» NI 5441» Waveform Generation» Marker Events.
Jitter	20 ps rms		•	—

Arbitrary Waveform Generation Mode

Specification		Value		Comments
Memory Usage	The NI 5441 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined. 32 MB option: 256 MB option: 512 MB option:			For more information, refer to the <i>NI Signal</i> <i>Generators Help</i> by navigating to NI Signal Generators Help» Programming» NI-TClk Synchronization Help .
Onboard Memory Size	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	512 MB option: 536,870,912 bytes	
Output Modes	Arbitrary Waveform	n mode and Arbitrar	y Sequence mode	—
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.			_
Arbitrary Sequence Mode				

Specification		Value		Comments
Minimum Waveform Size	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The Minimum Waveform Size
(Samples)	Single	16	16	is sample rate dependent in
	Continuous	16	96 @ >50 MS/s	Arbitrary
			32 @ ≤50 MS/s	Sequence mode. For Complex (IQ)
	Stepped	32	96 @ >50 MS/s	data Minimum
			32 @ ≤50 MS/s	Waveform Size is halved.
	Burst	16	512 @ >50 MS/s	harved.
			256 @ ≤50 MS/s	
Loop Count	1 to 16,777,215. Burst trigger: Unlir	_		
Quantum	Waveform size mus (two samples for C	—		
Memory Limits				
	32 MB Option	256 MB Option	512 MB Option	All trigger modes
Arbitrary Waveform	16,777,088 Samples	134,217,600 Samples	268,435,328 Samples	except where noted.
Mode, Maximum Waveform Memory				For Complex (IQ) data Maximum Waveform Memory is halved.
Arbitrary Sequence Mode,	16,777,008 Samples	134,217,520 Samples	268,435,200 Samples	Condition: One or two segments in a sequence.
Maximum Waveform Memory				For Complex (IQ) data Maximum Waveform Memory is halved.

Specification		Value		Comments
Memory Limits	(Continued)			
Arbitrary Sequence Mode, Maximum Waveforms	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples. (<2,000 samples for Complex (IQ) Data.)
Waveform Play	Times			
	32 MB	256 MB	512 MB	
Maximum Play Time, Sample Rate = 100 MS/s, OSP Disabled	0.16 seconds	1.34 seconds	2.68 seconds	Single Trigger Mode. Play Times can be significantly extended by using
Maximum Play Time, IQ Rate = 1 MS/s, Real Mode, OSP Enabled	16 seconds	2 minutes and 14 seconds	4 minutes and 28 seconds	Continuous, Stepped, or Burst Trigger Modes. For Complex (IQ) Mode the Play
Maximum Play Time, IQ Rate = 100 kS/s, Real Mode, OSP Enabled	2 minutes and 47 seconds	22 minutes and 22 seconds	44 minutes and 43 seconds	Times are halved.

Function Generation Mode

Specification	Va	lue	Comments
Standard	Waveform	Maximum Frequency	
Waveforms and Maximum	Sine	43 MHz	
Frequencies	Square	25 MHz	
	Triangle	5 MHz	
	Ramp Up	5 MHz	
	Ramp Down	5 MHz	
	DC		
	Noise (Pseudo-Random)	5 MHz	
	User Defined	43 MHz	
Memory Size	 65,536 Samples for 1/4 symmetric waveforms (Example: Sine) 16, 384 Samples for non-1/4 symmetric waveforms (Example: Ramp) 		16-bit samples. User Defined Waveforms must be exactly 16,384 samples.
Frequency Resolution	355 nHz	-	
Phase Resolution	0.0055°		—

Onboard Signal Processing




Figure 7.	Onboard	Signal	Processing	Block Diagram
riguio r.	onbourd	orginar	ricocooning	Dioon Diagram

Specification	Value	Comments			
IQ Rate	IQ Rate				
OSP Interpolation Range	12 to 512 (Multiples of 2) 512 to 1,024 (Multiples of 4) 1,024 to 2,048 (Multiples of 8) (OSP Interpolation = FIR Interpolation × CIC Interpolation)	Total NI PXI-5441 Interpolation = OSP Interpolation × DAC Interpolation.			
IQ Rate	Sample Rate/OSP Interpolation (Lower IQ Rates are possible by either lowering the sample rate or doing software interpolation)	Example: For a Sample Rate of 100 MS/s, IQ Rate Range = 48.8 kS/s to 8.3 MS/s			
Data Processing Modes	 Real (I path only) Complex (IQ) 				
Pre-Filter Gain	Pre-Filter Gain and Offset				
Pre-Filter Gain and Offset Resolution	18 Bits	—			
Pre-Filter Gain Range	-2.0 to +2.0 (Values < 111 attenuate User Data)	Unitless			

Specification	Value	Comments
Pre-Filter Offset Range	-1.0 to +1.0	Applied after Pre-Filter Gain
Output	Output = (User Data × Pre-Filter Gain) + Pre-Filter Offset $(-1 \le \text{Output} \le +1)$	Pre-Filter Output
FIR (Finite Imp	pulse Response) Filter	
Filter Length	95 Taps	The FIR Filter
Coefficient Width	17 bits (-1 to +1)	is used to pulse shape the IQ Data and to
Filter Symmetry	Symmetric	compensate for the CIC
Interpolation Range	2, 4, or 8	— Filter roll-off.
Coefficients	Automatically generated by NI-FGEN (refer to <i>FIR Filter Types</i>) or Custom Coefficients provided by the user	

30

Specification		Comments			
FIR Filter Types					
Filter Type	Parameter	Minimum	Maximum	_	
Custom	—			Coefficients are provided by the user.	
Flat	Passband	0.1	0.43	Lowpass Filter that minimizes ripple to: IQ Rate × Passband.	
Gaussian	BT	0.1	0.9	_	
Raised Cosine	Alpha	0.1	0.9		
Root Raised Cosine	Alpha	0.1	0.9		
CIC (Cascaded	Integrator-Comb) F	ilter	·	•	
Size	6 Stages			The CIC Filter	
Interpolation Range	$6 \leq \text{Interpolation} \leq 2$	does the majority of the interpolation in the OSP.			
NCO (Numeric	ally Controlled Oscil	lator)			
Frequency Range	1 mHz to $(0.43 \times Sat)$	mple Rate)		_	
Frequency Resolution	Sample Rate / 2 ⁴⁸	Example: 355 nHz with a Sample Rate of 100 MS/s			
I and Q Phase Resolution	0.0055°	_			
Phase Quantization	16 bits	Look-Up Table Address Width			
Tuning Speed	1 ms				

Specification	Value				Comments
Modulation Per	formance (Typical)				
Modulation	Measurement Type	FIF	R Interpola	tion	—
Configuration		2	4	8	
GSM Physical Layer ¹	MER (Modulation Error Ratio)	46 dB	47 dB	42 dB	Direct Path (4dBmPeak),
	EVM (Error Vector Magnitude)	<0.5 % rms	<0.5 % rms	<0.8 % rms	25 MHz Carrier
W-CDMA Physical	MER (Modulation Error Ratio)	46 dB	39 dB		Direct Path (4dBmPeak),
Layer ²	EVM (Error Vector Magnitude)	<0.5 % rms	<1.0 % rms		25 MHz Carrier, ACPR Measurement
	ACPR (Adjacent Channel Power Ratio) (External Sample Clock)	65 dBc	68 dBc		BW = 4 MHz & Channel Spacing = 5 MHz
	ACPR (Adjacent Channel Power Ratio) (High-Resolution Sample Clock)	61 dBc	61 dBc	_	
DVB Physical Layer ³	MER (Modulation Error Ratio)	43 dB			Direct Path (4dBmPeak),
	EVM (Error Vector Magnitude)	<0.6 % rms		_	25 MHz Carrier, ACPR Measurement
	ACPR (Adjacent Channel Power Ratio) (External Sample Clock)	48 dBc	_		BW = 7.96 MHz & Channel Spacing =
	ACPR (Adjacent Channel Power Ratio) (High-Resolution Sample Clock) Rate = 1.083 MS/s. 4 Samples/Symbol.	47 dBc	_	_	8 MHz


¹ OSP Enabled. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. MSK modulation: Software Pulse Shaping and Phase Accumulation, 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.

² OSP Enabled. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK. PN Sequence Order = 15.

³ OSP Enabled. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

32

Specification		Comments		
Digital Perform	ance			
Maximum NCO Spur	< -90 dBc			Full-Scale Output
FIR Interpolation	IQ Rate Range (with 100 MS/s Sample Clock Rate)	OSP Out of Band Suppression	OSP Passband Ripple	—
2	195 kS/s to 8.33 MS/s	63 dB	0 to -0.08 dB	FIR Filter Type = Flat. Passband =
4	97.6 kS/s to 4.16 MS/s	74 dB	0 to -0.08 dB	0.4. Ripple Measurement to $0.4 \times IQ$ Rate.
8	48.8 kS/s to 2.08 MS/s	40 dB	0 to -0.8 dB	Stop Band Suppression from 0.6 × IQ Rate.








Figure 9. GSM Physical Layer¹ Internal (High Resolution) Sample Clocking = 99.665 MHz Additional artifacts are due to High Resolution Clock spurs.

¹ OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. Software MSK modulation: 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.




Figure 10. CDMA 2000 Physical Layer¹ External Sample Clocking = 98.304 MHz




Figure 11. CDMA 2000 Physical Layer¹ Internal (High Resolution) Sample Clocking = 98.304 MHz Additional artifacts are due to High Resolution Clock spurs.

¹ OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.2288 MS/s, 1 Sample/Symbol. FIR Filter Type = Custom Flat Filter with Passband = 0.48. QPSK. PN Sequence Order = 15.




Figure 12. W-CDMA Physical Layer¹ External Sample Clocking = 92.16 MHz






Figure 13. W-CDMA Physical Layer¹ Internal (High Resolution) Sample Clocking = 92.16 MHz Additional artifacts are due to High Resolution Clock spurs.

¹ OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK. PN Sequence Order = 15.








Figure 15. DVB Physical Layer¹ Internal (High Resolution) Sample Clocking = 96.88 MHz Artifact at 10 MHz is due to CLK IN feed-through. Additional artifacts are due to High Resolution Clock spurs.

¹ OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	—
External Calibration	The External Calibration calibrates the VCXO, voltage reference, output impedance, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	—
Calibration Interval	Specifications valid within 2 years of External Calibration.	_
Warm-up Time	15 minutes	—

Power

Specification	Typical Operation	Overload Operation	Comments
+3.3 VDC	1.9 A	2.7 A	Typical.
+5 VDC	2.2 A	2.4 A	Overload operation occurs
+12 VDC	0.46 A	0.5 A	when CH 0 is
-12 VDC	0.01 A	0.01 A	shorted to ground.
Total Power	22.9 W	27.0 W	

Software

Specification	Value	Comments
Driver Software	NI-FGEN 2.3 or later version. NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5441. NI-FGEN provides application programming interfaces for many development environments.	
Application Software	NI-FGEN provides programming interfaces for the following application development environments:	_
	• LabVIEW	
	• LabWindows [™] /CVI [™]	
	Measurement Studio	
	Microsoft Visual C++ .NET	
	Microsoft Visual C/C++	
	Microsoft Visual Basic	
Interactive Control and	NI provides several options for interactively controlling and configuring the NI 5441:	_
Configuration Software	NI Signal Express	
	• FGEN Soft Front panel	
	• NI Measurement & Automation Explorer (MAX)	

NI PXI-5441 Environment

Note To ensure that the NI PXI-5441 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5441 kit. The NI PXI-5441 is intended for indoor use only.

Specifications	Value	Comments
Operating Temperature	0 °C to +55 °C in all NI PXI chassis except the following:	
	0 °C to +45 °C when installed in an NI PXI-101 x or NI PXI-1000B chassis.	
	Meets IEC-60068-2-1 and IEC-60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC-60068-2-1 and IEC-60068-2-2.	—
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC-60068-2-56.	_
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC-60068-2-56.	—
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Operating Vibration	5 Hz to 500 Hz, 0.31 g _{rms} . Meets IEC-60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 meter maximum (at 25 °C ambient temperature)	
Pollution Degree	2	

Safety, Electromagnetic Compatibility, and CE Compliance

Specification	Value	Comments			
Safety	 The NI 5441 meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use: IEC 61010-1, EN 61010-1 UL 61010-1 CAN/CSA-C22.2 No. 61010-1 	For UL and other safety certifications, refer to the product label or visit ni.com/ certification.			
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	—			
Immunity	EN 61326:1997 + A2:2001, Table 1	—			
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant. For EMC compliance, operate this device with shielded cabling.	—			
This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:					
Low-Voltage Directive (safety)	73/23/EEC	—			
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	—			
Note : Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.					

Specification	Value		Comments		
Dimensions	3U, One Slot, PXI/cPCI Module $2.0 \times 13.0 \times 21.6$ cm ($0.8 \times 5.1 \times 8.5$ in)		—		
Weight	345 g (12.1 oz)		—		
Front Panel Connectors					
Label	Function(s)	Connector Type	—		
CH 0	Analog Output	SMB (jack)			
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)			
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)			
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle			
Front Panel LED Indicators					
Label	Function		For more		
ACCESS LED	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5441 to the controller.		information, refer to the <i>NI Signal</i> <i>Generators Help.</i>		
ACTIVE LED	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5441.				
Included Cable					
	1 (NI part number 763541-01 Plug, RG223/U, Double Shie	—			

NI Web Support

National Instruments Web support is your first stop for help in solving installation, configuration, and application problems and questions. Online problem-solving and diagnostic resources include frequently asked questions, knowledge bases, product-specific troubleshooting wizards, manuals, drivers, software updates, and more. Web support is available through the Technical Support section of ni.com.

Worldwide Support

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. You can access our branch office Web sites from the Worldwide Offices section of ni.com. Branch office Web sites provide up-to-date contact information, support phone numbers, email addresses, and current events.

If you have searched the technical support resources on our Web site and still cannot find the answers you need, contact your local office or National Instruments corporate. For telephone support in the United States, dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Lebanon 961 0 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 1800 226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 02 2377 2222, Thailand 662 992 7519, United Kingdom 44 0 1635 523545

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: **Help»Patents** in your software, the patents.txt file on your CD, or ni.com/patents.